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Abstract— Future mobile terminals become multi-mode
communication systems. In order to handle different stan-
dards, we propose to perform baseband processing in het-
erogeneous reconfigurable hardware. Not only the baseband
processing but also error decoding differs for every com-
munication system. We already proposed implementations
of the baseband processing part of an OFDM receiver and
a Wideband CDMA receiver in a heterogeneous reconfig-
urable system-on-chip. The system-on-chip contains pro-
cessing elements of different granularities, which includes
our coarse-grained reconfigurable MONTIUM architecture.
Now, we also implemented an adaptive Viterbi decoder in
the same coarse-grained MONTIUM architecture. The rate,
constraint length and decision depth of the decoder can be
adjusted to different communication systems. We show that
the flexibility in the coarse-grained reconfigurable architec-
ture is more than 200 times as energy-efficient compared to
a general purpose solution but only 24 times less efficient
compared to a dedicated solution.
Keywords— Software defined radio, SoC, MONTIUM,
Wideband CDMA, HiperLAN/2, Viterbi
I. INTRODUCTION
Software Defined Radio denotes wireless communica-
tion systems that are characterized by an analog front-end
followed by a programmable, digital baseband processing
part. In the analog front-end the radio signal is received,
filtered and amplified. The filtered, amplified radio signal
is converted to digital samples, which are the input to the
digital baseband processing part. A programmable, digi-
tal baseband processing part enables reprogramming of the
functional modules that have to be performed, like modu-
lation/demodulation techniques.
A complete hardware based radio system (e.g. an ASIC
solution) has limited utility since parameters for each of
the functional modules are fixed. A radio system built us-
ing SDR technology extends the utility of the system to a
wide range of applications using different link-layer proto-
cols and modulation/demodulation techniques. SDR pro-
vides an efficient and relatively inexpensive solution to the
design of multi-mode, multi-band, multi-functional wire-
less devices that can be enhanced using software upgrades
only.
Another advantage of the SDR template is the possibil-
ity to implement real adaptive systems. Traditional algo-
rithms in wireless communications are rather static. The
recent emergence of new applications that require sophis-
ticated adaptive, dynamical algorithms based on signal
and channel statistics to achieve optimum performance has
drawn renewed attention to run-time reconfigurability [1].
Implementation of SDR requires a flexible hardware
architecture. Since baseband processing in the wire-
less receiver is computationally intensive, the processing
power of the terminal’s hardware architecture has to satisfy
these demands. Moreover, wireless terminals are battery-
powered, which emphasizes the importance of energy-
efficiency in wireless receivers. Heterogeneous reconfig-
urable hardware, consisting of processing elements with
different granularities, is designed with these constraints –
flexibility, performance and energy-efficiency – in mind.
We already reported the implementation of baseband
processing for different wireless communication systems
in heterogeneous reconfigurable hardware [2], [3]. We
showed that a RAKE receiver, used in Wideband CDMA
(W-CDMA) communications, can be efficiently imple-
mented in coarse-grained MONTIUM tiles. Furthermore,
we have reported that the same MONTIUM tiles can be
used to implement the baseband processing part of a Hiper-
LAN/2 receiver.
In this paper we will use the same reconfigurable hard-
ware to implement the Viterbi decoder that is used in wire-
less communication receivers. Figures presented in [4], [5]
show that error decoding in a wireless receiver is as com-
putationally intensive as baseband processing. This means
that both baseband processing and error correction algo-
rithms for multi-mode communication systems can benefit
from heterogeneous reconfigurable hardware.
In Section II we point to some relevant research. The
proprosed heterogeneous reconfigurable architecture is
briefly described in Section III. The implementation of the
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Viterbi algorithm in coarse-grained reconfigurable hard-
ware is given in Section IV. Results on the implementation
are discussed in Section V. In Section VI conclusions are
presented.
II. RELATED RESEARCH
Research in the Software Defined Radio (SDR) con-
text focusses strongly on multi-mode communication sys-
tems, for example in the MuMoR [6] project. Furthermore,
energy-efficiency becomes ever more important, since mo-
bile terminals are battery-operated. The EASY project [7]
aims at developing a power/cost-efficient System-on-Chip
(SoC) implementation, which handles the baseband pro-
cessing of wireless LAN systems. Their heterogeneous
SoC consists of embedded FPGAs and an ARM proces-
sor.
Conventional reconfigurable processors are bit-level re-
configurable and are far from energy-efficient. Pleiades at
the University of California, Berkeley, is exploring recon-
figuration of coarse-grained application-specific building
blocks with an emphasis on low-power computations [8].
Furthermore, PACT [9] proposes an extreme processor
platform (XPP) based on clusters of coarse-grained pro-
cessing array elements. Silicon Hive [10] offers coarse-
grained reconfigurable block accelerators (e.g Avispa and
Moustique) and stream accelerators (e.g Bresca) for high
performance and low-power applications.
In [5] it has been reported that 50% or more of the com-
putational complexity in the wireless receiver is due to er-
ror coding algorithms, like Viterbi decoding. This com-
plexity counts for about 60% of the energy consumption in
the digital processing part of a typical wireless receiver [4].
Consequently, power reduction should be achieved in the
error coding part of the receiver. New physically ori-
ented design methodologies are proposed in ASIC design
for Viterbi decoders [11]. Power reduction by exploit-
ing variations in system characteristics due to changing
noise conditions are the focus in [12]. The latter can be
achieved using dynamic reconfiguration in reconfigurable
hardware [13].
III. HETEROGENEOUS RECONFIGURABLE HARDWARE
We believe heterogeneous reconfigurable systems will
become the future of mobile hardware. The idea of hetero-
geneous hardware is that the granularity of the hardware
matches with the granularity of the algorithms. We distin-
guish four processor types: general-purpose, fine-grained
reconfigurable, coarse-grained reconfigurable and dedi-
cated.
We propose a tiled System-on-Chip (SoC) template,
called Chameleon [14], which consists of the above men-
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THE CHAMELEON SOC TEMPLATE.
tioned processor types (Figure 1). The tiles are intercon-
nected by a Network-on-Chip (NoC). Both SoC and NoC
are dynamically reconfigurable, which means that the pro-
grams (running on the reconfigurable tiles) as well as the
communication channels are configured at run-time.
The coarse-grained reconfigurable tiles used in the
Chameleon SoC are MONTIUM tile processors [15], as de-
picted in Figure 2.
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THE MONTIUM TILE PROCESSOR.
The MONTIUM is an example of a coarse-grained recon-
figurable processor. It targets the 16-bit digital signal pro-
cessing (DSP) algorithm domain. At first glance the MON-
TIUM architecture bears a resemblance to a VLIW proces-
sor. However, the control structure of the MONTIUM is
very different. For (energy-) efficiency it is imperative to
minimize the control overhead. This can be accomplished
by statically scheduling instructions as much as possible at
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compile time.
The lower part of Figure 2 shows the Communication
and Configuration Unit (CCU) and the upper part shows
the reconfigurable Tile Processor (TP). The CCU imple-
ments the interface for off-tile communication. The defi-
nition of the off-tile interface depends on the NoC technol-
ogy that is used in the SoC. The CCU enables the MON-
TIUM to run in ’streaming’ as well as in ’block’ mode.
The TP is the computing part that can be configured to
implement a particular algorithm. Figure 2 reveals that the
hardware organization of the tile processor is very regu-
lar. The five identical ALUs (ALU1 · · · ALU5) in a tile
can exploit spatial concurrency to enhance performance.
This parallelism demands a very high memory bandwidth,
which is obtained by having 10 local memories (M01 · · ·
M10) in parallel. A reconfigurable Address Generation
Unit (AGU) accompanies each memory. It is also possi-
ble to use the memory as a look-up table for complicated
functions that cannot be calculated using an ALU, such as
sine or division (with one constant). A memory can be
used for both integer and fixed-point look-ups.
The small local memories are also motivated by the lo-
cality of reference principle. The data path has a width
of 16-bits and the ALUs support both signed integer and
signed fixed-point arithmetic. The ALU input registers
provide an even more local level of storage. Locality of
reference is one of the guiding principles applied to ob-
tain energy-efficiency in the MONTIUM. A vertical seg-
ment that contains one ALU together with its associated
input register files, a part of the interconnect and two local
memories is called a Processing Part (PP). The five Pro-
cessing Parts together are called the Processing Part Array
(PPA). A relatively simple sequencer controls the entire
PPA. The sequencer selects configurable PPA instructions
that are stored in the decoders of Figure 2.
IV. IMPLEMENTATION OF VITERBI ALGORITHM
Convolutional codes are widely used in communication
systems as error-correction codes. These error-correction
codes enable reliable communication of information over a
noisy, distorted communication channel by adding redun-
dant information [16]. Convolutional encoding is applied
by passing the data through a finite state shift register. The
contents of the shift register (i.e. the state of the encoder)
determines the output code. So, the encoding of informa-
tion can be represented with a state machine.
A trellis diagram simply shows the progression of the
state of the encoder for different symbol times. Figure 3
shows a small trellis diagram. At each time instant 4 states,
which correspond to the encoder states, and all possible
state transitions are shown.
Convolutional code decoding algorithms are used to es-
timate the encoded input information, using a method that
results in the minimum possible number of errors. In [17]
Viterbi originally described his maximum-likelihood se-
quence estimation algorithm, commonly known as the
Viterbi algorithm. The job of the decoder is to estimate the
path through the trellis that was followed by the encoder.
The Viterbi algorithm performs all operations on so-called
Viterbi butterflies. The Viterbi butterfly is a generalized
description of the regular structure that can be recognized
in the trellis of a convolutional code.
Fig. 3
TRELLIS DIAGRAM WITH 4 STATES.
The Viterbi algorithm can be divided in three phases:
the branch metric phase, which performs the branch met-
ric calculation, the add-compare-select phase, which per-
forms the path metric updating, and the survivor memory
phase, which updates the survivor sequence.
We implement the Viterbi algorithm in the coarse-
grained reconfigurable MONTIUM architecture. The data-
path of the architecture is 16-bits wide. The mapping of the
Viterbi algorithm on the MONTIUM architecture is highly
influenced by the specifications of the reconfigurable hard-
ware.
The bit sequence estimation is performed in a regular
manner. A piece of pseudo-code of the implementation is
depicted in Figure 4.
The implemented Viterbi decoder on the MONTIUM
will be universal in the sense that different rates, R, and
different constraint lengths, k, can be handled. Commonly
used rates of convolutional codes in communication sys-
tems are R = 1/4 (DAB, DRM), R = 1/3 (UMTS) and
R = 1/2 (UMTS, HiperLAN/2). The constraint lengths in
common communication systems are k = 7 (DAB, DRM,
HiperLAN/2) and k = 9 (UMTS) [18], [19], [20], [21].
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Fig. 4
PSEUDO-CODE OF THE VITERBI DECODER.
A. Branch metric calculation
The branch metric unit determines all branch metrics in
the trellis. Branch metric calculation will be performed on
Viterbi butterflies. Figure 5 shows the butterfly structure,
which exist in a trellis. In each butterfly four branches (ar-
rows) exist, denoting the possible state transistions in the
trellis. The branches connecting to state Si/2 correspond
always to a decoded ’0’ as output. The branches connect-
ing to state S(i+N)/2 correspond always to a decoded ’1’
as output.
i
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VITERBI BUTTERFLY.
All four branches in the butterfly have a particular code-
word assigned. During branch metric calculation the Eu-
clidean distance of the received codeword with the as-
signed codeword is determined. Hence, the Euclidean dis-
tance corresponds to the branch metric.
The Euclidean distance is calculated between the re-
ceived codeword and the codeword, which is assigned to
the branch. The codeword length of a rate R = 1/4 de-
coder is 4, resulting in the Euclidean distance,
γ = |y0 − c0|2+ |y1 − c1|2+ |y2 − c2|2+ |y3 − c3|2 (1)
where yx depicts the xth bit of the received codeword
and cx depicts the xth bit of the assigned codeword to the
branch.
The rate, R, of the convolutional code has its impact
on the branch metric calculation. The rate of the Viterbi
decoder can easily be adapted by changing the instructions
of the branch metric unit in the MONTIUM.
B. Path metric updating
In the add-compare-select unit, the path metrics at the
output states of the Viterbi butterfly are updated. The add-
compare-select operation is performed on the Viterbi but-
terflies. The number of Viterbi butterflies in a trellis de-
pends on the constraint length, k, of the convolutional
code. The number of Viterbi butterflies is always equal
to 2k−2.
In each butterfly the path metrics of the four possible
paths in the butterfly are calculated. For each output state
of the butterfly the path with the smallest path metric is se-
lected as the survivor. The values of the path metric at the
output states are stored in local memory and these values
will be used as input for the Viterbi butterflies in the next
stage of the trellis.
The add-compare operation that has to be performed
in the Viterbi butterflies can be easily implemented in the
MONTIUM. This requires only an addition and a min() op-
eration, selecting the minimum of two values. The path
metrics are not only updated in the add-compare-select
unit, but the decoded bits at the output states are also de-
cided. For every upper state, Si/2, of the Viterbi butterfly
a ’0’ is decided as output bit and for every lower state,
S(i+N)/2, of the Viterbi butterfly a ’1’ is decided. More-
over, the Viterbi decoder also has to know what the surviv-
ing path in the butterfly is. In other words, the originating
state of the surviving path through the Viterbi butterfly has
to be determined. This is a task of the select part in the
add-compare-select unit.
A property of the compare-select operation is that the
operation merges the data and the control path. Control-
oriented functions preferably should be avoided. Since the
compare-select operation is very important, it is supported
by the ALUs of the MONTIUM. This enables the compare-
select operation to run independently from the sequencer
instructions. Consequently, the compare-select operation
can run in parallel in all 5 ALUs of the MONTIUM.
C. Survivor sequence updating
When the path metrics for the complete or truncated
trellis have been calculated, the decoded output bitstream
can be generated. Two approaches are often used to record
survivor branches: traceback (TB) and register exchange
(RE) [22], [23].
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The TB approach stores the survivor branch of each
state. So, the decoded output bit of the corresponding state
is stored in every stage. When the survivor branch of each
state is known, then the survivor path through the trellis
can be reconstructed. The RE approach stores the entire
decoded output sequence for each state during path met-
ric updating. Therefore, in each stage of the trellis the
decoded output sequence is known and there is no need
to traceback. Moreover, the decoded output sequence can
be generated at a high speed. The approach is not power-
efficient due to frequently copying the decoded output se-
quence from one stage to the next stage, while this se-
quence expands with one bit in every stage.
Memory organization forms a bottleneck in the design
of the Viterbi decoder. The Viterbi butterfly, as shown in
Figure 5, requires two path metrics as input and produces
two path metrics as output. Moreover, the decoded bit se-
quence is generated for the two output states. And when
the RE approach is applied for survivor sequence updating,
the decoded bit sequences of the input states of the Viterbi
butterfly are also required as an input. The RE approach
for storing the survivor sequences is applied, because bit
sequences can be stored more efficiently in coarse-grained
hardware than separate bits, since the data path of the
MONTIUM is 16-bits wide.
The length of the survivor sequence depends on the de-
cision depth used in the Viterbi decoder. As a rule of
thumb, a decision depth of five times the constraint length
is in practice sufficient. When puncturing is applied to
the convolutional code, the decision depth will become
larger [24]. Since the survivor sequences can only be
stored in sequences of 16 bits in the MONTIUM, the en-
tire survivor sequence should be stored in multiple mem-
ory addresses when the decision depth of the Viterbi de-
coder is larger than 16. The advantage of such an approach
is that we do not need to handle all the bits of the survivor
sequence. By using memory pointers – a method that is
frequently used in computer science – only the last part of
the survivor sequence has to be dealt with. Using the RE
approach together with memory pointers results in a hy-
brid RE-TB approach. Figure 6 depicts the memory orga-
nization of the Register Exchange contents. For the DAB
system the memory pointers are 6 bits wide, so 10 bits in
the memory are available to store the decision bits. Each
pointer is a handle to the memory address of the previous
stage. In this way the complete survivor sequence can be
constructed.
V. RESULTS
We implemented a fully flexible Viterbi decoder. The
rate, R, as well as the constraint length, k, and the deci-
Fig. 6
REGISTER EXCHANGE MEMORY ORGANIZATION WITH
POINTERS.
sion depth, d, of the decoder can be adapted within certain
boundaries. These boundaries depend on the size of the
local memories inside the MONTIUM. The results in this
paper are based on the DAB system, R = 1/4 and k = 7
with a decision depth d = 50.
A. Throughput
Because of the constraint length in the DAB system
(k = 7), 64 states exist in the trellis. Hence, 32 Viterbi
butterflies have to be computed by the MONTIUM. One
butterfly can be processed in one clock cycle, which per-
forms path metrics updating and survivor sequence updat-
ing.
The implementation of the Viterbi algorithm in the
MONTIUM results in a decoder that processes one stage of
the trellis in 42 clock cycles. The data processing of one
stage consists of branch metric calculation and path met-
ric updating. Whenever 10 stages of the trellis have been
processed, the Viterbi decoder decides on the decoded bit
sequences of the foregoing stages. Hence, after processing
10 stages of the trellis, the Viterbi decoder has to look-up
the bit sequence of the path with the minimum path met-
ric. This procedure requires a search operation through the
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64 path metrics and costs 35 additional clock cycles. The
look-up operation in the Register Exchange contents using
the memory pointer approach requires 15 additional clock
cycles.
The number of clock cycles, required for Viterbi decod-
ing, are summarized in Table I. In the implemented DAB
decoder, always 10 bits are generated during the survivor
decision phase. On average 47 clock cycles are required
to decode one output bit. The output rate of the Viterbi
decoder in the MONTIUM is 2.1 Mbit/s using a clock fre-
quency of 100 MHz. This is sufficient for DAB, which
requires an output rate of 1.8 Mbit/s. We also included in
Table I the number of clock cycles that are needed for the
Viterbi decoder in the general case with constraint length,
k, rate, R, and decision depth, d.
B. MONTIUM configuration
The total configuration size of the MONTIUM Viterbi
implementation is 1356 bytes. This configuration can
be loaded in the MONTIUM’s configuration memory in
6.78 µs when the clock frequency is 100 MHz.
Once the MONTIUM is configured as Viterbi decoder,
only partial reconfiguration has to be performed in order
to adjust the constraint length, decision depth or rate. Es-
pecially the decision depth depends heavily on the condi-
tions of the wireless channel. Thus, adjusting the decision
depth can be typically performed on run-time via dynamic
reconfiguration.
C. Energy consumption
Although energy figures for the MONTIUM are avail-
able [14], no exact energy figures can be given for the im-
plemented Viterbi decoder. We know that the power con-
sumption of the MONTIUM is about 0.5 mW/MHz during
Multiply-Accumulate (MAC) operations. However, MAC
operations are hardly performed in the Viterbi decoder,
thus these will be worst-case numbers. More accurate
power estimates have to be performed on the implemented
Viterbi decoder. We believe that the power consumption
for typical Viterbi operations will be about 0.25 mW/MHz,
but for the time-being we will use the power estimations
from [14] as a worst-case estimate.
The power consumption of 0.5 mW/MHz indicates that
the consumed energy per clock cycle is 500 pJ. Using
the results from Table I we known that the DAB Viterbi
decoder uses on average 47 clock cycles per bit deci-
sion. Hence, the energy consumption of the implemented
Viterbi decoder is 23.5 nJ/bit.
Energy estimations of the Viterbi algorithm imple-
mented in general purpose processors were reported in
[25]. From simulations we conclude that the energy con-
sumption of the Viterbi decoder implemented in the ARM9
is about 5 µJ/bit. Moreover, the ARM9 does not have
enough processing power to deliver an output rate of 1.8
Mbit/s for DAB.
Among others, a hardwired Viterbi decoder for DAB
was implemented in an ASIC by Atmel. From discussions
with developers from Atmel we know that their implemen-
tation of the Viterbi decoder uses about 2 mW in 0.13 µm
technology with an output rate of 1.8 Mbit/s. The aver-
age energy consumption of their implementation is about
1 nJ/bit.
TABLE II
ENERGY/TECHNOLOGY COMPARISON.
Energy [nJ/bit] Technology [µm]
ASIC 1 0.13
MONTIUM 24 0.13
ARM9 5000 0.13
VI. CONCLUSION
We implemented an adaptive Viterbi decoder in coarse-
grained reconfigurable hardware. The implementation was
done in the MONTIUM architecture. The implemented
Viterbi decoder is adaptive in many ways. Depending on
the used communication system, one can configure the
flexible hardware with the right parameters like constraint
length and rate. Furthermore, the decision depth of the
Viterbi decoder can be configured. Via dynamic reconfigu-
ration one can change the decision length during operation
of the Viterbi algorithm.
We estimated the worst-case energy consumption of the
DAB Viterbi decoder in the MONTIUM at 24 nJ/bit. Com-
pared to an ASIC implementation of the DAB Viterbi de-
coder, flexibility costs about 24 times more energy. Imple-
menting the same decoder in a general purpose processor
requires about 5000 times more energy than an ASIC im-
plementation.
The results, presented in this paper, show that the MON-
TIUM architecture is flexible and energy-efficient. In ear-
lier publications [2], [3] the authors already showed that
the MONTIUM is suitable to implement the baseband pro-
cessing of many wireless communication standards. The
presented work in this paper extends the signal processing
domain of the MONTIUM with error correction algorithms.
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